



NODE


Nanowire-based One-Dimensional Electronics



Transistor Scaling and Research Roadmap



FP6 Emerging Nanoelectronics



ICT Proposers Day, Köln 01.02.07

Slide 6 of 13



Slide from Werner Steinhögl: « Nano-scale ICT devices and systems »



"NODE"

NANOWIRE-BASED ONE-DIMENSIONAL ELECTRONICS



An Integrated Project in EU FP6
Information Society Technologies (IST)

Project abstract

NODE focuses on an innovative bottom-up approach to fabrication and integration of nanoelectronic devices, based on self-assembling semiconductor nanowires. The primary target is to deliver replacement and add-on technologies to silicon CMOS, such as FET devices for logics and III-V bipolar transistors for RF applications. NODE will study key device families based on semiconductor nanowires, assess their compatibility with conventional semiconductor processing, and evaluate novel architectural concepts and their implementation scenarios.

Short facts about NODE

EC contribution:	€ 9 496 000
Number of partners:	12
Coordinator:	Lund University, Sweden
Start date:	September 1st 2005
Project length:	48 months
Universities:	4
Research institutes:	3
Companies:	5 (1 SME)















www.node-project.com

nanowire-based one-dimensional electronics




NODE Review, Las Palmas, 15-16 November 2007

Specific competences among NODE partners:

Participants		
Lunds universitet		III-V NW growth, NW-Devices
Philips Electronics Nederland B.V.		III-V NW growth, NW-Devices
Technische Universiteit Delft		Electrical char., Processing
Max Planck Gesellschaft zur Foerderung der Wissenschaften		Si NW growth
Bayerische Julius – Maximilians Universität Würzburg		Processing, Optical char.
Scuola Normale Superiore		Heterostr. design, Optics
IBM Research GmbH		Si NW growth, Proc/Integr.
Interuniversitair Micro-Elektronica Centrum vzw		Processing, Si integration
Qumat Technologies AB		Processing
Qimonda Dresden GmbH & Co. OHG		Si NW memories, Si integr.
Commissariat à l'Énergie Atomique		X-ray struct. char., Modelling
NXP Semiconductors Belgium NV		NW-Devices, Si integration



Work package structure



Research in NODE

Work packages	Main tasks and objectives	Partners
WP1 Nanowire Growth	WP Leader: Peter Werner (MPI) <ul style="list-style-type: none"> Basic growth control Doping control Heterostructures (vertical and radial) Epitaxial growth on silicon Development of Si-compatible catalysts 	LU INF MPI PRE
WP2 Nanoprocessing	WP Leader: Alfred Forchel (WU) <ul style="list-style-type: none"> Vertical NW processing Planarization and wire end Ohmic contacts Gates to nanowires (Si, III/Vs) Scalable catalyst positioning for NW growth 	WU IBM IMEC QM TUD
WP3 Nanowire Physics & Characterization	WP Leader: Leo Kouwenhoven (TUD) <ul style="list-style-type: none"> Control of surface states on nanowires Investigation of 1D specific properties Structural characterization of NWs Transport in NW heterostructures, including superlattices 	TUD CEA SNS WU
WP4 Nanowire Devices	WP Leader: Louis-Félix Feiner (PRE) <ul style="list-style-type: none"> Build nanowire transistors (FET, bipolar) Explore nanowirebased logic elements Study nanowirebased memories Explore nanowire light sources for on-chip communication 	PRE IBM INF LU PRL
WP5 Evaluation & Integration	WP Leader: Philippe Vereecken (IMEC) <ul style="list-style-type: none"> Benchmark nanowire devices Explore Si-technology integration potential Evaluate potential for NW circuits and architectures 	IMEC IBM INF PRL
WP6 Innovation related activities and training	WP Leader: Martin Magnusson (LU) <ul style="list-style-type: none"> Dissemination Exploitation IPR Training activities 	LU (all)
WP7 Management	WP Leader: Lars Samuelson (LU) <ul style="list-style-type: none"> Organize meetings Monitor project progress Coordination of report writing 	LU QM (WP leaders)



Nanowire-based one-dimensional electronics **REVIEW FEATURE**

Nanowire-based one-dimensional electronics

C. Thelander¹, P. Agarwal², S. Brongersma³, J. Eymery⁴, L. F. Feiner⁵, A. Forchel⁶, M. Scheffler⁷, W. Riess⁸, B. J. Ohlsson⁹, U. Gösele¹⁰, and L. Samuelson^{1,*}

¹Solid State Physics, Lund University, Box 118, S-221 00 Lund, Sweden

²Philips Research Leuven, Kapeldreef 75, B-3001 Leuven, Belgium

³IMEC, Kapeldreef 75, 3001 Leuven, Belgium

⁴CEA, Département de Recherche Fondamentale sur la Matière Condensée, 17 avenue des Martyrs, 38054 Grenoble Cedex 9, France

⁵Philips Research Laboratories, Professor Holstlaan 4, 5656 AA Eindhoven, The Netherlands

⁶Technische Physik, University of Würzburg, Am Hubland, 97074 Würzburg, Germany

⁷Kavli Institute of Nanoscience, Delft University of Technology, Box 5046, 2600 GA Delft, The Netherlands

⁸IBM Research GmbH, Zurich Research Laboratory, Säumerstrasse 4, CH-8803 Rüschlikon, Switzerland

⁹Qumat Technologies AB, Stora Fiskaregatan 13E, S-222 24 Lund, Sweden

¹⁰Max Planck Institute of Microstructure Physics, Weinberg 2, 06120 Halle, Germany

*E-mail: lars.samuelson@tf.lth.se

materialstoday

Nanowires and nanotubes
Electronics and photonics in one dimension


Title image shows nanowires grown in arrays, courtesy of Linus Fröberg, Lund University, Sweden.



Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates




Epitaxial Growth of III-V Nanowires on Group IV Substrates

Erik P.A.M. Bakkers, Magnus T. Borgström, and Marcel A. Verheijen

Directed Growth of Branched Nanowire Structures

Kimberly A. Dick, Knut Deppert, Lisa S. Karlsson, Magnus W. Larsson, Werner Seifert, L. Reine Wallenberg, and Lars Samuelson



Epitaxial Growth of III-V Nanowires on Group IV Substrates

Erik P.A.M. Bakkers, Magnus T. Borgström, and Marcel A. Verheijen










Figure 5. (a) Schematic illustration of a vertical nanowire transistor. The active channel is a III-V nanowire epitaxially connected to the silicon substrate, and the gate is wrapped around the channel. (b) Scanning electron micrograph (side view, 30°) of a nearly finished vertical device consisting of a p-type InP wire covered with gate oxide and gate metal.



Directed Growth of Branched Nanowire Structures

Kimberly A. Dick, Knut Deppert, Lisa S. Karlsson, Magnus W. Larsson, Werner Seifert, L. Reine Wallenberg, and Lars Samuelson



See also: Dick et al. "Position-controlled interconnected InAs NW networks", NanoLett 6 (12), 2842 (2006)



LETTERS

Epitaxial growth of silicon nanowires using an aluminium catalyst

YEYU WANG*, VOLKER SCHMIDT*, STEPHAN SENZ AND ULRICH GÖSELE

Max Planck Institute of Microstructure Physics, Weinberg 2, 06120 Halle, Germany





Figure 1 Schematic of the Al-rich region of the Al-Si binary phase diagram (data from ref. 16). VLS and VSS are indicated for arbitrarily chosen temperatures.





ADVANCED MATERIALS

DOI: 10.1002/adma.200700285

Epitaxial Growth of Indium Arsenide Nanowires on Silicon Using Nucleation Templates Formed by Self-Assembled Organic Coatings**

By Thomas Märtensson, Jakob B. Wagner, Emelie Hilner, Anders Mikkelsen, Claes Thelander, Julian Stangl, Björn Jonas Ohlsson, Anders Gustafsson, Edvin Lundgren, Lars Samuelson,* and Werner Seifert

- ◆ Large area patterning possible
- ◆ Avoids Au completely
- ◆ Excellent uniformity & growth control
- ◆ Next: methods for position control & FETs on Si




DOI: 10.1002/adma.200700153

Synthesis of Vertical High-Density Epitaxial Si(100) Nanowire Arrays on a Si(100) Substrate Using an Anodic Aluminum Oxide Template**

Adv. Mater. 2007, 19, 917–920

By Tomohiro Shimizu,* Tian Xie, Jo Nishikawa, Shoso Shingubara, Stephan Senz, Ulrich Gösele



Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

WP2: NANOPROCESSING

- Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

Vertical surround-gated silicon nanowire impact ionization field-effect transistors

M. T. Björk,^{a)} O. Hayden, H. Schmid, H. Riel, and W. Riess
 IBM Research GmbH, Zurich Research Laboratory, Säumerstrasse 4, 8803 Rüschlikon, Switzerland





FIG. 1. Processing of vertical Si NW transistors. (a) 60-nm-diameter Si wire covered with 25 nm SiO₂ gate dielectric. (b) Wire with gate length defined by etching of Al. (c) Schematics of the surround-gated transistor displaying the gate length L_G and ungated regions L_1 and L_2 .



Work performed during the 2nd year:

WP1: NANOWIRE GROWTH


- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

WP2: NANOPROCESSING

- Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION


- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructures and doping




Strain and Shape of Epitaxial InAs/InP Nanowire Superlattice Measured by Grazing Incidence X-ray Techniques

Joël Eymery,* François Rieutord, Vincent Favre-Nicolin, Odile Robach, Yann-Michel Niquet, Linus Fröberg, Thomas Mårtensson, and Lars Samuelson


CEA Grenoble, Département de Recherche Fondamentale sur la Matière Condensée, Service des Matériaux et Microstructures, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France, and Solid State Physics, Lund University, Box 118, S-221 00 Lund, Sweden




NANO LETTERS
2007
Vol. 7, No. 9
2596-2601



Grazing Incidence
→ Decrease Bulk Scattering



Experimental setups BM32 beamline



Ex-situ GIXR goniometer
Equipped with furnace.

In-situ GIXR goniometer (UHV)
Effusion cells (CBE soon)



Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

WP2: NANOPROCESSING


- Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION

- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructures and doping

WP4: NANOWIRE DEVICES

- Development of wrap-gate transistors in InAs and Si NWs
- Realization and bench-marking of state-of-the-art NW FETs
- Lateral Si NW Schottky-barrier FETs demonstrated







Nanowire transistors

DOI: 10.1002/sml.200600325

Fully Depleted Nanowire Field-Effect Transistor in Inversion Mode**

Oliver Hayden,* Mikael T. Björk, Heinz Schmid, Heike Riel, Ute Drechsler, Siegfried F. Karg, Emanuel Lörtzsch, and Walter Riess






Transport properties of an n-channel NW MOSFET with a gate length of 2 μm. A) Output characteristics. B) Transfer characteristics





Improved Subthreshold Slope in an InAs Nanowire Heterostructure Field-Effect Transistor

Erik Lind,* Ann I. Persson, Lars Samuelson, and Lars-Erik Wernersson*



NANO LETTERS
2006
Vol. 6, No. 9
1842–1846



Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

WP2: NANOPROCESSING

- Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION

- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructures and doping

WP4: NANOWIRE DEVICES

- Development of wrap-gate transistors in InAs and Si NWs
- Realization and bench-marking of state-of-the-art NW FETs
- Lateral Si NW Schottky-barrier FETs demonstrated

WP5: EVALUATION & INTEGRATION

- Vertical NW-based device concepts & architectures studied
- Implementation of NW-devices in silicon technology

WP6: INNOVATION-RELATED ACTIVITIES AND TRAINING

- Annual open NW symposia held in 2005, 2006 & 2007
- The public and internal website was maintained



The Second International Conference on One-dimensional Nanomaterials

ICON-2007

will be held in Malmö/Lund, Sweden, September 26-29, 2007, organized by the Nanometer Structure Consortium at Lund University, and chaired by Prof. Lars Samuelson

This is the second conference, following the first ICON held in Taipei, Taiwan in 2005, organized by Li-Chyong Chen of the National Taiwan University and by Gary McGuire of the International Technology Center, North Carolina. These two will play an important part in the organization of ICON 2007. The timing of this second ICON conference is chosen to ideally join the Micro- and Nano-Engineering conference (MNE2007) being held in Copenhagen, September 23-26 (<http://www.mne07.org>).

The venue of the conference will be in a conveniently located place in central Malmö, very close to the train station, hence easily reached via direct (20 min) trains from Copenhagen airport, as well as from central Copenhagen (40 min), and only 10 min from the city of Lund.

The focus of the conference will be to sum up recent progress in the dynamically evolving scientific and technical field of one-dimensional materials, primarily related to the field of semiconductor nanowires formed by self-assembly, but also covering other kinds of 1D materials, such as carbon nanotubes as well as top-down fabricated nanowires. The conference will thus also constitute a natural opportunity for physicists, chemists, electronics and life-science experts to get together, interact and bring the field of basic and applied aspects of one-dimensional materials forward.

The scientific program will have focused sessions dealing with materials science and growth issues, other sessions on structural and physical properties, again other sessions on advanced processing and electronic/photonic devices. The program will also offer special sessions on novel kinds of 1D materials as well as on applications towards life-science applications. Opportunities will also be offered to visit Lund University and its Nanometer Structure Consortium research facilities where several national and international excellence programs on the topic of one-dimensional nanomaterials are conducted.

ICON 2007 is sponsored by the AVS, the Swedish Research Council (VR), and the European Union through the FP6 project NODE.

www.pronano.se/~icon

Organizing committee:

Conference chairs: Lars Samuelson and Reine Wallenberg
Program chairs: Knut Deppert and Anders Mikkelsen
Local arrangements: Martin Magnusson

Sponsors



www.avs.org www.vr.se www.node-project.com

Organization



nano.lth.se www.lu.se

ICON 2007

Second International Conference on One-dimensional Nanomaterials

Malmö, Sweden, 26 - 29 September, 2007

2nd International Conference on One-dimensional Nanomaterials

Malmö, Sweden, 26-29 September 2007


www.pronano.se/~icon

Conference Chairs: **Lars Samuelson & Reine Wallenberg**
Program Chair: **Knut Deppert**

Mildred Dresselhaus MIT	Paul Alivisatos UC Berkeley
Kenji Hiruma Hokkaido University	Mark Reed Yale Univ.
Brian Korgel Univ. of Texas, Austin	Zhong Lin Wang Georgia Tech, Atlanta
Li-Chyong Chen National Taiwan Univ.	Eleanor Campbell Chalmers/Edinburgh
Heike Riel IBM Rueschlikon	Rod Ruoff Northwestern Univ.
Mark Lundstrom Purdue Univ.	Heiner Linke Univ. of Oregon
Franz Josef Tegude Univ. Duisburg-Essen	Valéry Zwiller TU Delft
Carsten Ronning Göttingen	Mark Welland Cambridge Univ.
Magnus Borgström Philips Research	Jorg Appenzeller IBM Yorktown Heights
Bruno Chaudret CNRS Toulouse	Yann-Michel Niquet CEA, Grenoble



Co-sponsors: AVS, The Swedish Research Council, The Swedish Foundation for Strategic Research and the EU Project NODE
Organization: The Nanometer Structure Consortium at Lund University





Papers published in refereed journals during year 2

1. "Nanowire-based one-dimensional electronics" Thelander et al. MATERIALS TODAY 9, 28 (2006)
2. "Position-controlled interconnected InAs nanowire networks" Dick et al. NANO LETTERS 6, 2842 (2006)
3. "Optimization of Au-assisted InAs NWs grown by MOVPE" Dick et al. J CRYSTAL GROWTH 297, 326 (2006)
4. "Phase segregation in AlInP shells on GaAs nanowires" Skold et al. NANO LETTERS 6, 2743 (2006)
5. "Nanowire-based multiple quantum dot memory" Nilsson et al. APPL PHYS LETTERS 89, 163101 (2006)
6. "Improved subthreshold slope in an InAs NW heterostructure FET" Lind et al. NANO LETT 6, 1842 (2006)
7. "Surface diffusion effects on growth of nanowires by chemical beam epitaxy" Persson et al. JAP 101, 1 (2007)
8. "The morphology of axial and branched nanowire heterostructures" Dick et al. NANO LETTERS 7, 1817 (2007)
9. "Sulfur passivation for ohmic contact formation to InAs NWs" Suyatin et al. NANOTECH 18, 105307 (2007)
10. "The structure of <111> B oriented GaP nanowires" Johansson et al. J CRYSTAL GROWTH 298, 635 (2007)
11. "Strain mapping in free-standing heterostructured WZ InAs/InP NWs" Larsson et al. NANOTECH 18, 015504 (2007)
12. "Height-controlled NW branches on nanotrees using a polymer mask" Dick et al. NANOTECH 18, 035601 (2007)
13. "Directed growth of branched nanowire structures" Dick et al. MRS BULLETIN 32, 127 (2007)
14. "Electrospraying of colloidal nanoparticles for seeding of ." Böttger et al. NANOTECH 18, 105304 (2007)
15. "Epitaxial Growth of III-V NWs on Group IV Substrates" Bakkers et al. MRS BULLETIN 32, 117 (2007)
16. "Remote p-Doping of InAs Nanowires" Li et al. NANO LETTERS 7, 1144 (2007)
17. "Single Quantum Dot Nanowire LEDs" Minot et al. NANO LETTERS 7, 367 (2007)
18. "Growth of Si whiskers by MBE: Mechanism and peculiarities" Zakharov et al. PHYSICA E 37, 148 (2007)
19. "Elastic strain relaxation in axial Si/Ge whisker heterostructures" Hanke et al. PR B 75, 161303 (2007)
20. "Diameter dependence of the growth velocity of Si NWs synthesized via" Schmidt et al. PR B 75, 045335 (2007)
21. "Fully depleted nanowire field-effect transistor in inversion mode" Hayden et al. SMALL 3, 230 (2007)
22. "Vertical surround-gated Si NW impact ionization FETs" Bjork et al. APL 90, 142110 (2007)
23. "Alternative Catalysts For Si-Technology Compatible.." Iacopi et al. MATER. RES. SOC. 1017, (2007)
24. "Axial and radial growth of Ni-induced GaN nanowires" Geelhaar et al. Appl. Phys. Lett. 91, 093113 (2007)
25. "Effects of a shell on the electronic properties of NW superlattices" Niquet YM. Nano Letters 7, 1105 (2007)
26. "Ionization energy of donor and acceptor impurities in semiconductor NWs.." Diarra et al. PR B 75, 045301 (2007)
27. "Electronic and optical properties of InAs/GaAs nanowire superlattices" Niquet YM. PR B 74, 155304 (2006)
28. "Electronic properties of InAs/GaAs nanowire superlattices" Niquet YM. PHYSICA E 37, 204 (2007)
29. "Breakdown Enhancement in Silicon Nanowire p-n Junctions" Agarwal et al. Nano Letters 7, 896 (2007)
30. "Time resolved μ PL studies of single InP NWs grown by LP-MOCVD S. Reitzenstein et al. APL 91, 091103 (2007)
31. "Epitaxial growth of InAs NWs on Si using nucleation templates..." Martensson et al. ADV MAT 19, 1801 (2007)
32. "Epitaxial growth of Si NWs using an aluminium catalyst" Wang et al. NAT NANOTECHN 1, 186 (2006)
33. "Synthesis of vertical high-density epitaxial Si(100) NW arrays on a Si(100) substrate.." ADV MAT 19, 917 (2007)



Status report:

We are in a very productive state of the work

We have mastered many of the critical growth, characterization & device processing challenges

We have reached state-of-the-art devices, but need to put strong efforts into integration issues

We have a vision for how NW-devices will form a basis for new circuit architectures/platforms

... and we have a lot of fun together!

