



NODE

Nanowire-based One-Dimensional Electronics











"NODE" NANOWIRE-BASED ONE-DIMENSIONAL ELECTRONICS



An Integrated Project in EU FP6 Information Society Technologies (IST)

Project abstract

NODE focuses on an innovative bottom-up approach to fabrication and integration of nanoelectronic devices, based on self-assembling semiconductor nanowires. The primary target is to deliver replacement and add-on technologies to silicon CMOS, such as FET devices for logics and III-V bipolar transistors for RF applications. NODE will study key device families based on semiconductor nanowires, assess their compatibility with conventional semiconductor processing, and evaluate novel architectural concepts and their implementation scenarios.

Short facts about NODE

EC contribution: € 9 496 000

Number of partners: 12

Coordinator: Lund University, Sweden Start date: September 1st 2005

Project length: 48 months

Universities: 4
Research institutes: 3


Companies: 5 (1 SME)



www.node-project.com


nanowire-based one-dimensional electronics





Work package structure


Research in NODE



WP1 Nanowire Growth Nanoprocessing WP2 Nanoprocessing Nanoprocessing Nanoprocessing Nanoprocessing Nanowire Physics & Characterization of Surface states on nanowires (SI, III/VS) WP3 Nanowire Physics & Characterization Of Surface states on nanowires Nanowire Physics & Characterization Of Surface states on nanowires Nanowire Physics & Survetural characterization of NWs Nanowire Physics & Survetural characterization of NWs Structural characterization of NWs Structural characterization of NWs Structural characterization of NWs Survetural Characteri	ners
Nanowire Growth - Doping control - Heterostructures (vertical and radial) - Epitaxala growth on silicon - Development of Sicompatible catalysts WP Leader: Alfred Forchel (WU) - Vertical NW processing - Planarization and wire end ohmic contacts - Gates to nanowires (SI, Ili/Vs) - Scalable catalyst positioning for NW growth - Scalable catalyst positioning for NW growth - Control of surface states on nanowires - Investigation of 1D specific properties - Structural characterization of NWs - Structural characterization of NWs - Transport in NW heterostructures, including superlattices WP Leader: Louis-Félix Feiner (PRE) - Build nanowire transistors (FET, bipolar) - Explore nanowirebased logic elements - Study nanowirebased memories - Explore nanowire light sources for orthip communication WPS - Benchmark nanowire devices - Explore Si-technology integration potential revaluate potential for NW circuits and architectures WP6 - Innovation related activities and training - Training activities	
PRE Heterostructures (vertical and radial) Epitaxial growth on silicon Development of Skrompatible catalysts WP Leader: Alfred Forchel (WU) Planarization and wire end Ohmic contacts Gates to nanowires (SI, III/Vs) Scalable catalyst positioning for NW growth TUD WP3 Nanowire Physics & Characterization WP4 Nanowire Physics & Characterization WP4 WP4 Nanowire Devices WP Leader: Louis-Felix Feiner (PRE) Bulld nanowire translstors (FET, bipolar) Explore nanowire based logic elements Study nanowire based memories Explore nanowire light sources for orthip communication WP5 Evaluation & Integration WP6 Innovation related activities and training WP Leader: Martin Magnusson (LU) Explore shrait Magnusson (LU) LU (all) All (all) LU (all) (all)	
Particular desired for the first sentence of	
WP2 Nanoprocessing WP Leader: Alfred Forchel (WU) Vertical NW processing Planarization and wire end ohmic contacts Gates to nanowires (SI, IliVs) Scalable catalyst positioning for NW growth TUD WP3 Nanowire Physics & Characterization VP Leader: Leo Kouwenhoven (TUD) Control of surface states on nanowires Investigation of 1D specific properties Investigation of 1D specific properties SNS WU Transport in NW heterostructures, including superlattices WP Leader: Louis-Félix Felner (PRE) Build nanowire transistors (FET, bipolar) Explore nanowirebased logic elements Study nanowirebased logic elements Study nanowire light sources for orthip communication WP Leader: Philippe Vereecken (IMEC) Benchmark nanowire devices Explore Si-technology integration potential integration Evaluate potential for NW circuits and architectures WP6 Innovation related activities and training INF INF Inrovation INF INF ING INMEC	
WP Leader: Alfred Forchel (WU) IBM IBM	
Vertical NW processing IBM IMEC	
Nanoprocessing Planarization and wire end Ohmic contacts Gates to nanowires (Si, III/Vs)	
WP3 Nanowire Physics & Characterization WP4 Nanowire Devices WP5 Evaluation & WP5 Evaluation & Integration Integration WP5 WP5 WP6 Innovation related activities and training WP6 Impostor WP6 Innovation related activities and training WP6 INTOW WP	
WP3 Nanowire Physics & Characterization WP4 Nanowire Devices WP5 Nanowire Devices WP6 Nanowire Devices WP5 Nanowire Devices WP6 Nanowire Devices WP6 Nanowire Devices WP7 Nanowire Devices WP7 Nanowire Devices WP8 Nanowire Devices WP8 Nanowire Devices WP9 Nanowire Devices WP9 Nanowire Devices WP9 Nanowire Devices WP6 Nanowire Devices WP6 Nanowire Devices WP7 Nanowire Devices WP7 Nanowire Devices WP8 Nanowire Devices Nanowire Devic	
WP Leader: Leo Kouwenhoven (TUD) TUD	
WP3 Nanowire Physics & Investigation of 1D specific properties Characterization Structural characterization of NWs Transport in NW heterostructures, including superlattices WP4 Nanowire Devices WP Leader: Louis-Félix Feiner (PRE) Explore nanowirebased logic elements Study nanowirebased memories Explore nanowire light sources for orthip communication WP5 Evaluation & Explore nanowire devices Explore Size of the Explore Size of the Communication WP6 Innovation related activities and training WP6 Innovation related activities and training Training activities CEA SNS SNS WU PRE Explore (PRE) Explore nanowire Pight sources for orthip communication PRL Explore Size of the Communication of the Communication IMEC IMMEC IM	
Nanowire Physics & Characterization of 1D specific properties Structural characterization of NWs Transport in NW heterostructures, including superlattices WP4 Nanowire Devices Build nanowire transistors (FET, bipolar) Explore nanowire light sources for orthip communication WP5 Evaluation & Explore Philippe Vereecken (IMEC) Benchmark nanowire devices Evaluation & Explore Si-technology Integration potential architectures WP6 Innovation related activities and training Training activities Investigation of 1D specific properties WP Leader: Investigation of 1D specific properties WP1 Explore in NW effective, including SNS WU WP Leader: Philippe Vereecken (IMEC) Benchmark nanowire devices Explore Si-technology Integration potential architectures WP Leader: Martin Magnusson (LU) LU (all) (all)	
Characterization Structural characterization of NWs Transport in NW heterostructures, including superlattices WP4 Nanowire Devices WP5 Explore nanowire light sources for orthip communication WP5 Evaluation & Explore nanowire light sources for orthip communication WP6 Evaluation & Explore Si-technology integration potential architectures WP6 Innovation related activities and training WP6 Leader: Martin Magnusson (LU) INF UP6 Light Size of Structures (Light Size) WP6 Leader: Martin Magnusson (LU) INF UP7 Leader: Martin Magnusson (LU) IV (all) IV (all) IV (all)	
Transport in NW heterostructures, including superlattices WP4 Nanowire Devices WP5 WP5 Evaluation & Explore nanowire light sources for orthip communication WP6 Innovation related activities and training WP6 Irransport in NW heterostructures, including superlattices WP Leader: Louis-Félix Feiner (PRE) Bulld nanowire transistors (FET, bipolar) Explore nanowire based logic elements INF Study nanowirebased memories LU PRL WP6 Benchmark nanowire devices Explore 5i-technology integration potential inference in the control of the contro	
Superlattices Superlattices WP4 Water Louis-Félix Feiner (PRE) Bild nanowire transistors (FET, bipolar) IBM IB	
WP Leader: Louis-Felix Feiner (PRE) PRE	
WP4 Nanowire Devices - Explore nanowirebased logic elements - Study nanowire light sources for orthip communication - Explore nanowirelight sources for orthip communication WP5 - Evaluation & Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Benchmark nanowire devices - Explore Sillippe Vereecken (IMEC) - Benchmark nanowire devices - Benchmark nanowire drawled on the proposed of the prop	
Explore nanowirebased logic elements Study nanowirebased memories Explore nanowirebased memories Explore nanowire light sources for oxthip communication PRL	
Study nanowirebased memories - Explore nanowire light sources for orthip communication WPS Evaluation & Explore Sintender of the Evaluate potential or the Evaluate potential for NW circuits and architectures WP6 Innovation related activities and training In PR - Training activities - Explore Sintender of the Communication potential or NW circuits and architectures - University of the Communication of the Communicatio	
Benchmark nanowire light sources for orthip communication WP5 WP5 Evaluation & Benchmark nanowire devices Evaluation & Evaluate potential for NW circuits and architectures WP6 Innovation related activities and training Training activities Explore SI-technology integration potential evaluate potential for NW circuits and architectures WP Leader: Martin Magnusson (LU) Explore SI-technology integration potential evaluate potential for NW circuits and architectures UV Leader: Martin Magnusson (LU) Explore SI-technology integration potential evaluate potential for NW circuits and architectures UV Leader: Martin Magnusson (LU) Explore All Martin Magnusson (LU) Explore SI-technology integration potential evaluation potential e	
WPS Evaluation & Explore SI-technology Integration potential IBM INF PRL arctitectures WP Leader: Martin Magnusson (LU) - Dissemination training IPR - Training activities	
WP5 Evaluation & Explore SI-technology Integration potential SI-technology Integration PRL WP6 Innovation related activities and training Training WP Leader: Martin Magnusson (LU) Dissemination Exploration WP Leader: Martin Magnusson (LU) Dissemination Exploitation IMEC IBM PRL INF PRL (all) (all)	
WP5 Evaluation & Explore SI-technology Integration potential INF Integration WP6 Innovation related activities and training Training WP5 Innovation related activities and training Training Benchmark nanowire devices Explore SI-technology Integration potential INF PRL Architectures PRL Dissemination Exploitation IRM Training activities	
Evaluation & Explore SI-technology Integration potential	
Integration Evaluate potential for NW circuits and architectures WP6 Innovation related activities and training Individual activities and training Training activities Evaluate potential for NW circuits and architectures WP Leader: Martin Magnusson (LU) Dissemination Exploitation IPR Training activities	
architectures WP6 Innovation related activities and training Innovation related bactivities and training Training Training activities	
WP6 WP Leader: Martin Magnusson (LU) LU Innovation related activities and training • Exploitation • Exploitation • Training activities • Training activities	
Innovation related activities and training - Dissemination (all) - Exploitation - IPR - Training activities (all)	
activities and training - Exploitation - IPR - Training activities	
training • IPR • Training activities	
Training activities	
WP Leader: Lars Samuelson (LU)	
 WP7 • Organize meetings QM 	
Management • Monitor project progress (WP	
Coordination of report writing	rs)







Work performed during the 2nd year:

- WP1: NANOWIRE GROWTH
 Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
 Growth of NWs on silicon substrates



NODE Review, Las Palmas, 15-16 November 2007






Erik P.A.M. Bakkers, Magnus T. Borgström, and Marcel A. Verheijen

Directed Growth of **Branched Nanowire Structures**

Kimberly A. Dick, Knut Deppert, Lisa S. Karlsson, Magnus W. Larsson, Werner Seifert, L. Reine Wallenberg, and Lars Samuelson









Epitaxial Growth of III–V Nanowires on Group IV Substrates


Erik P.A.M. Bakkers, Magnus T. Borgström, and Marcel A. Verheijen














Figure 5. (a) Schematic illustration of a vertical nanowire transistor. The active channel is a III–V nanowire epitaxially connected to the silicon substrate, and the gate is wrapped around the channel. (b) Scanning electron micrograph (side view, 30°) of a nearly finished vertical device consisting of a p-type InP wire covered with gate oxide and gate metal.




NODE Review, Las Palmas, 15-16 November 2007





Directed Growth of Branched Nanowire Structures


Kimberly A. Dick, Knut Deppert, Lisa S. Karlsson, Magnus W. Larsson, Werner Seifert, L. Reine Wallenberg, and Lars Samuelson














See also: Dick et al. "Position-controlled interconnected InAs NW networks", NanoLett 6 (12), 2842 (2006)














APPLIED PHYSICS LETTERS 90, 142110 (2007)

Vertical surround-gated silicon nanowire impact ionization field-effect transistors

M. T. Björk, a) O. Hayden, H. Schmid, H. Riel, and W. Riess IBM Research GmbH, Zurich Research Laboratory, Säumerstrasse 4, 8803 Rüschlikon, Switzerland




FIG. 1. Processing of vertical Si NW transistors. (a) 60-nm-diameter Si wire covered with 25 nm SiO₂ gate dielectric. (b) Wire with gate length defined by etching of Al. (c) Schematics of the surround-gated transistor displaying the gate length L_G and ungated regions L_1 and L_2 .





NODE Review, Las Palmas, 15-16 November 2007 Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

- WP2: NANOPROCESSING
 Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION


- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructures and doping











Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of heterostructure formation and doping
- Growth of NWs on silicon substrates

- WP2: NANOPROCESSING
 Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION


- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructure's and doping


WP4: NANOWIRE DEVICES

- Development of wrap-gate transistors in InAs and Si NWs
 Realization and bench-marking of state-of-the-art NW FETs
- Lateral Si NW Schottky-barrier FETs demonstrated









Work performed during the 2nd year:

WP1: NANOWIRE GROWTH

- Studies of catalytic and non-catalytic NW growth
- Evaluation of héterostructure formation and doping
- Growth of NWs on silicon substrates

WP2: NANOPROCESSING

- Studies of NW-dielectric interfaces
- Development of ALD of high-k dielectrics
- Implementation of wrap-gate technologies for FETs

WP3: NANOWIRE PHYSICS & CHARACTERIZATION

- Transport and optical studies of InAs & InP NWs
- X-ray diffraction studies of discrete & arrays of III-V NWs
- Tight-binding modelling of heterostructures and doping

WP4: NANOWIRE DEVICES

- Development of wrap-gate transistors in InAs and Si NWs
- Realization and bench-marking of state-of-the-art NW FETs
- Lateral Si NW Schottky-barrier FETs demonstrated

WP5: EVALUATION & INTEGRATION

- Vertical NW-based device concepts & architectures studied
- Implementation of NW-devices in silicon technology

WP6: INNOVATION-RELATED ACTIVITIES AND TRAINING

- Annual open NW symposia held in 2005, 2006 & 2007
- The public and internal website was maintained







NODE Review, Las Palmas, 15-16 November 2007

Second International Conference on One-dimensional Nanomaterials

Paul UC Berkeley

Zhong Lin Georgia Tech, Wang Atlanta Eleanor Chalmers/Edinburgh

Rod Ruoff Northwestern Univ.

Mark Reed Yale Univ.

2nd International Conference on One-dimensional Nanomaterials

Malmö, Sweden, 26-29 September 2007 www.pronano.se/~icon

Conference Chairs: Lars Samuelson & Reine Wallenberg Program Chair: Knut Deppert

Kenji Hiruma Hokkaido

University

Brian Korgel ^{Univ.} of _{Texas}, Austin

Li-Chyong Chen National Taiwan Univ.

Heike Riel Rüschlikon

Mark Lundstrom Purdue Univ.

Franz Josef Duisburg-Tegude Essen

Carsten Univ. Ronning Göttingen

Toulouse

Magnus Philips

Borgström Research **Bruno Chaudret CNRS**

Valéry Zwiller TU Delft

Mark Welland Cambridge Univ.

Heiner Linke Univ. of Oregon


Jorg IBM Yorktown Appenzeller Heights


Yann-Michel CEA, Grenoble **Niquet**

Co-sponsors: AVS, The Swedish Research Council, The Swedish Foundation for Strategic Research and the EU Project NODE Organization: The Nanometer Structure Consortium at Lund University

















We are in a very productive state of the work

We have mastered many of the critical growth, characterization & device processing challenges

We have reached state-of-the-art devices, but need to put stong efforts into integration issues

We have a vision for how NW-devices will form a basis for new circuit architectures/platforms

... and we have a lot of fun together!



