

## Making large area graphene field-effect transistors (FETs) without polymer resists

M. Gurram<sup>1</sup>, E.H.Huisman<sup>1</sup>, X. Zhang<sup>2</sup>, J.J. van den Berg<sup>1</sup>, B.L. Feringa<sup>2</sup> and B.J. van Wees<sup>1</sup>

<sup>1</sup>Physics of Nanodevices, Zernike Institute for Advanced Materials, University of Groningen, Nijenborgh 4, 9747 AG, Groningen, The Netherlands

<sup>2</sup>Stratingh Institute for Chemistry, University of Groningen, Nijenborgh 4, 9747 AG, Groningen, The Netherlands

[m.gurram@student.rug.nl](mailto:m.gurram@student.rug.nl)

The conventional way to produce field-effect transistors (FETs) is by lithographic techniques using polymer resists as a patterning mask. This technique has also been successfully used to make graphene FETs out of small flakes of exfoliated graphene [1] and large area graphene such as graphene grown using chemical vapour deposition [2]. However, the polymer resists usually leave residues reducing the electronic performance of the FET [3]. Here we report a simple and reliable process to fabricate large area graphene FETs (1 mm<sup>2</sup>) without using polymer resist. Our procedure can be used as a tool to quickly map the electronic properties of large area graphene on insulating substrates.

The recipe is schematically depicted in figure 1. We use two reactive ion etching steps to pattern a sheet of graphene into the desired shape. Subsequently, we deposit source and drain contacts using shadow-mask e-gun evaporation in vacuum. We applied our recipe to a 1 cm<sup>2</sup> graphene sheet on silicon/silicon dioxide wafer [4] resulting in 12 FETs of 1mmx1mm without employing any polymer resist. The electrical characterization of the prepared graphene FETs is carried out after annealing the devices at 130<sup>o</sup>C overnight in a vacuum of 10<sup>-5</sup> mbar. After annealing, the charge neutrality point is observed to be close to 0 volts applied to the back gate electrode (figure 2), indicating that thermal annealing has successfully removed dopants.

### References

[1] Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. *Science* **2004**, 5696, 666-669.

[2] Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, A.; Jung, I.; Tutuc, E.; Banerjee, S. K.; Colombo, L.; Ruoff, R. S. *Science* **2009**, 5932, 1312-1314.

[3] Goossens, A. M.; Calado, V. E.; Barreiro, A.; Watanabe, K.; Taniguchi, T.; Vandersypen, L. M. K. *Appl. Phys. Lett.* **2012**, 7, 073110.

[4] Samples were obtained from Graphene Supermarket Inc. The graphene was grown using chemical vapour deposition on copper and subsequently transferred to a Si/SiO<sub>2</sub> wafer.




Figure 1: Schematics of the preparation of large area graphene (1 mm<sup>2</sup>) field-effect transistors using shadow-mask etching and evaporation.




Figure 2: Gate spectroscopy traces of eight large area graphene (1 mm<sup>2</sup>) FETs fabricated using shadow-mask etching/evaporation without using polymer resist. The traces were recorded after annealing overnight at 130<sup>o</sup>C in vacuum. The variation in resistance of the FETs is attributed to macroscopic deformations such as cracks in the CVD-graphene.