




CARBON NANOTUBE DEVICES
for
INTEGRATED CIRCUIT ENGINEERING


Project outline

Aims:

- 1- Organisation of CNTs in templates
 - Vertical templates: top down process
 - Lateral templates: rather bottom up
- 2- Chirality control?
- 1- CNRS/Ecole Polytechnique: Coordinator
- 2- Cambridge University
- 3- Thales Research & Technology
- 4- Fraunhofer ISiT











Micro-machined SiO₂/poly-Si deposits




Lateral anodic alumina


Process outline- Vertical templates







Vertical templates







Vertical templates







CNT growth in vertical templates with electrodeposited Fe catalyst




Process outline- Lateral templates




Results – different pore diameters




(a)




(b)




(c)



(d)




(e)




(f)


Results – different arrays




(j)




(k)




(l)



(g)




(h)






(i)

as grown








after
sonication




CNT growth in vertical Al₂O₃ membranes


High aspect ratio PAA template with electrodeposited Ni catalyst and the subsequent CM



Growth in lateral membranes: first trials (1)





4 μm



5 μm


Growth in lateral membranes: first trials (2)




Conclusions

- Templates fabricated according to expectations
- CVD growth inside templates
 - OK for vertical FET structure
 - Needs to be calibrated for lateral growth
- Vertical devices will be realised in the next few months



SEM observation of lateral anodic alumina templates





Before oxidation




After oxidation





TEM observation of lateral anodic alumina templates




Pore size < 5 nm



CNT-Field Effect Transistor (FET)





HfO₂, ZrO₂
 ~ 3nm.
 Top gate
 and top contacts.





$\mu \sim 3000 \text{ cm}^2/\text{Vs}$.
 Transconductance:
 $\sim 6000 \text{ S/m}$.
 $S \sim 70 \text{ mV/decade}$

Dai's group, *Nature Mat.*, 2002
 Avouris' group, *Proc. IEEE*, 2003

Characteristics of CNT-FETs



Dai,
Nature Mat.



$\mu \sim 3000 \text{ cm}^2/\text{Vs}$.
Transconductance:
 $\sim 6000 \text{ S/m}$.
 $S \sim 70 \text{ mV/decade}$


Comparison between CNT-FETs and ultimate MOSFETs

Comparison between CNT FET and ultra-scaled planar Si FET

Transistor parameter	p-Type CNFET [7]	p-Type silicon MOSFET [8]
Physical gate length (nm)	260	15
Gate oxide thickness (nm)	15	1.4
Threshold voltage V_t (V)	-0.5	~ -0.1
On-state current I_{ON} ($\mu\text{A}/\mu\text{m}$)	2100	265
Off-state leakage I_{OFF} (nA/ μm)	150	<500
Subthreshold slope (mV/dec)	130	~ 100
Transconductance ($\mu\text{S}/\mu\text{m}$)	2321	975

Yu & Meyyappan, *Solid St. Electr.* 2006


The most common situation for CNT-FETs: Schottky contacts at Source and Drain



Summary for CNT-FETs


General situation:

Current limited by the contact Schottky barriers




If $L < \lambda$ (~ 20 nm): ballistic regime.
 Channel resistance: $R_Q = h/4e^2 = 6.5$ k Ω
 ($I_{on} \sim 25$ μ A/nanotube)

Ohmic contacts




If $L > \lambda$: diffusive regime.
 High carrier mobility

Chirality control?



Orientation relation between a Fe catalyst particle and the CNT (after growth)




CNT nucleation on solid Ni particle
T ~ 480°C



« Epitaxial » catalyst



Vertical pores




WP structure (1)




WP structure (2)


T3.1: vertical CNT-FET




T3.2: lateral CNT-FET



T3.3: short gate CNT-FET





T3.4: CNT-FET modelling and simulation




WP3: CNT-FETs fabrication and characterisation


T4.1: inverter fabrication and characterisation

T4.2: Ring oscillator fabrication and characterisation



T4.3: Elementary design rules



WP4: Circuit manufacturing/elementary design rules

Project bar chart

Workpackage description	Partner mm					Duration											
	1	2	3	4	TYear1.....			Year2.....			Year3.....			
WP1 Template fabrication																	
T1.1 Vertical templates				15	15												
T1.2 Lateral templates	12		3		15												
T1.3 Templates for chirality control	5		4		9												
WP2 CVD growth and chirality control																	
T2.1 Initial catalyst optimisation		10	3		13												
T2.2 Growth of carbon nanotubes inside nanopores	5	12	1		18												
T2.3 Lowering growth temperature for chirality control	12	10			22												
T2.4 Charact. and semiconductor/metallic assessment	4	9	3		16												
T2.5 Wafer/large scale growth of carbon nanotubes		7			7												
WP3 CNT-FETs fabrication and characterisations																	
T3.1 Vertical CNT-FET	1			9	10												
T3.2 Lateral CNT-FET	6		6		12												
T3.3 Short gate CNT-FETs		13		5	18												
T3.4 CNT-FET modelling and simulation	10			3	13												
WP4 Circuit manufacturing/Elementary design rules																	
T4.1 Inverter fabrication and characterisation	6	6	2	1	15												
T4.2 Ring oscillator fabrication and characterisation	6	6	2	1	15												
T4.3 Elementary design rules	1			1	2												
T4.4 Assessment of CMOS compatibility	1	1	1	1	4												
WP5 Project management	6	1	1	1	9												
Totals	75	75	26	37	213												

We have been working on CNTs as well as on Si nanowires

Question: Can we include NWs in the project as well?

Evolution of device technology



Fully-Surround Gate Transistor


Improved Electrostatics

Best Electrostatics and Scalability


Source: Intel

Improving electrostatics optimizes power consumption and performance

Trigate/multichannel transistors



The Ideal MOS Transistor




**Fully Surrounding
Metal Electrode**

**Fully Enclosed,
Depleted
Semiconductor**




**High-K
Gate Insulator**

**Low Resistance
Source/Drain**

**Band Engineered
Semiconductor**





Principle of the VLS Growth method




In principle:
 Φ Crystal = Φ Au drop

VLS growth of Si whisker arrays



15 μm



7.5 μm