## Tayloring the graphene/silicon carbide interface: a material system for monolithic wafer-scale electronics

**Stefan Hertel**<sup>1</sup>, Daniel Waldmann<sup>1</sup>, Johannes Jobst<sup>1</sup>, Sergey Reshanov<sup>2</sup>, Adolf Schöner<sup>2</sup>, Michael Krieger<sup>1</sup>, Heiko B. Weber<sup>1</sup>

<sup>1</sup> Chair of Applied Physics, University of Erlangen-Nuremberg, Staudtstraße 7, 91058 Erlangen, Germany
<sup>2</sup> ACREO AB, Electrum 236, 16440 Kista, Sweden Stefan.Hertel@physik.uni-erlangen.de

Graphene has many outstanding electronic properties and a vision of post-silicon electronics based on graphene is discussed. However, due to the absence of an electronic band gap transistors with high on/off ratio are still lacking<sup>1</sup>. Consequently, graphene circuits are currently limited to analogue amplification<sup>2</sup> and further modifications are needed for logic applications. Many efforts have been undertaken to establish a gap in graphene devices, with a band gap induced by bilayer graphene, spatial confinement, localization and chemical modification, resulting in rather small effects remote from technical requirements. For wafer based applications, we consider epitaxial graphene on silicon carbide (0001) as the first choice<sup>3</sup>. We propose a concept that monolithically employs the entire system epitaxial graphene, consisting of graphene, silicon carbide, and their common interface. For a transistor, graphene can be used as source, drain and gate electrode. The wide band gap semiconductor substrate silicon carbide forms the channel. Finally, two differently tailored interfaces introduce transistor functionality. The result is an epitaxial graphene transistor with high on/off ratio exceeding 10<sup>4</sup>(see Fig. 1). Depending on the underlying substrate, both normally-on and normally-off operation is possible. The concept's particular strength is its capability for integration: within the same processing effort many epitaxial graphene transistors can be combined and complex circuits can be designed. In principle any logic functionality can be implemented.

## References

- [1] Schwierz, F., Nature Nanotachnology, 5 (2011) 487-496.
- [2] Lin, Y.-M.; Valdes-Garcia, A.; Han, S.-J.; Farmer, D. B.; Meric, I.; Sun, Y.; Wu, Y.; Dimitrakopoulos, C.; Grill, A.; Avouris, P.; Jenkins, K. A., Science, **332** (2011) 1294-1297.
- [3] Emtsev, K. V.; Bostwick, A.; Horn, K.; Jobst, J.; Kellogg, G. L.; Ley, L.; McChesney, J. L.; Ohta, T.; Reshanov, S. A.; Rohrl, J.; Rotenberg, E.; Schmid, A. K.; Waldmann, D.; Weber, H. B.; Seyller, T., Nature Materials, 8 (2009) 203-207.
- [4] Jobst, J.; Waldmann, D.; Speck, F.; Hirner, R.; Maude, D. K.; Seyller, T.; Weber, H. B., Solid State Communications, **151** (2011) 1061-1064.
- [5] Gerhard Pensl, F. C., Thomas Frank, Michael Krieger, Sergey Reshanov, Frank Schmid, Michael Weidner, International Journal of High Speed Electronics and Systems, **15** (2005) 705-745.
- [6] Riedl, C.; Coletti, C.; Iwasaki, T.; Zakharov, A. A.; Starke, U., Physical Review Letters, **103** (2009) 246804.

## Figures



## Figure 1

Figure 1a shows a scheme of our device. The graphene/silicon carbide interface is tailored in two different ways resulting in contact graphene with ohmic contact to the semiconducting layer and gate graphene forming a Schottky contact. With these components we define a MeSFET-like transistor with silicon carbide as the semiconductor and graphene playing the role of both contact and gate metal. Figure 1b displays the transfer characteristics for various temperatures. On/off ratios were determined between  $V_{TG} = 0V$  and the minimum  $I_D$  value (indicated by arrows). The largest on/off contrast is achieved at T = 220 K. Improved surface quality, resulting in more homogeneous Schottky barriers, is expected to further reduce leakage currents and to extend high on/off performance to room temperature and beyond.