Graphene Crystal Growth and its Integration in Nanoelectronic Devices

Luigi Colombo

Texas Instruments Incorporated, Dallas, TX, 75243 (USA) <u>colombo@ti.com</u>

The semiconductor industry is facing major challenges in reducing the operating power in future integrated circuits. In the past decade, the state of the art Si-based electronics has gone from devices at or above 130 nm to the realm of 30 nm and below, with a defined pathway for logic and memory devices down to about 15 nm. As devices have scaled below a gate length of about 130 nm performance per power density has not scaled, in fact it has decreased. (1) As the semiconductor industry was evaluating approaches to address device power scaling through the evaluation of emerging materials and devices, graphene came into the scene and a number of devices based on graphene have been introduced and are now being developed, for example BiSFET devices(2), various types of tunnel FETs, and p-n junction devices(3). In addition to approaches trying to develop new low power switches, graphene for analog devices are also being developed; these devices do not require the stringent I_{on}/I_{off} ratios that logic devices do. The new devices have the potential for ultra-low power operation, high operating frequencies, and because of graphene's planar nature the films can be easily integrated in the conventional silicon flow.

In order to demonstrate any of the graphene based devices basic integration schemes, graphene films, dielectrics, metal contacts and electrodes will have to be selected and integrated without disturbing the basic transport properties of the graphene films. The effective fabrication of any device requires first identification and understanding of the specific device requirements to ensure that the appropriate level of effort can be dedicated to their development. There are many graphene applications and each has its own requirements, electronic devices have had the most stringent materials requirements to meet performance and reliability expectations and it will most likely be the same for graphene.

High quality graphene can be formed by exfoliation from natural graphite with samples sizes usually of a few hundred square microns. It has been shown that epitaxial graphene can also be grown on SiC substrates by a Si evaporation process from either the Si or C surfaces(4). These films are limited to SiC substrates and are difficult to integrate on Si wafers. The successful demonstration and implementation of graphene-based device technology will require synthesis of high quality graphene large are films on substrates other than SiC or the exfoliation of graphene from graphite. The discovery of large-area and monolayer graphene growth on Cu substrates has certainly decreased the difficulty in procuring sufficient amount of graphene on arbitrary substrates for all types of graphene applications and specifically it has opened a major opportunity for transparent conductive electrodes for displays.(5,6) Further CVD graphene on Cu is enabling researchers and engineers to quickly make devices and establish repeatability that would otherwise be difficult to achieve. Growth of graphene on Cu by chemical vapor deposition (CVD) is unlike growth on other substrates such as Ni in that a self-limited monolayer of graphite is grown by a surface mediated process. In order to take full advantage of the fundamental properties of graphene and the synthesis of large area films it is necessary to grow uniform and nearly defect-free films as the semiconductor industry has done with silicon substrates.

The demonstration of a graphene-based devices will need high quality scaled dielectrics down to thicknesses of about monolayers as in the case of layers materials like hexagonal boron nitride, with a range of dielectric constants, 2 < K < high-k (> 20), and contacts with contact resistances of much less than 110 ohm- μ m(*T*) achieved so far. Gate dielectrics on graphene have been deposited principally by atomic layer epitaxy (ALD) but since ALD is itself very surface sensitive, deposition of thin dielectrics on graphene proved extremely difficult. A number of nucleation techniques have been reported with some success including transfer of h-BN. However, uniform large area dielectrics with thicknesses less than about 2.5 nm are still not widespread. (*8*) A number of metals have been used as source and drain contacts but while reasonable devices have been fabricated low contact resistance similar to those achieved in silicon have not been achieved yet. But there are a few reports indicating that improvements can be made. In this presentation I will review the need for devices beyond CMOS, growth of large area graphene and integration of dielectrics and contacts with graphene and their effects on field effect transistors characteristics.

References

- 1. W. Haensch, E. J. Nowak, R. H. Dennard, P. M. Solomon, A. Bryant, O. H. Dokumaci, A. Kumar, X. Wang, J. B. Johnson, and M. V. Fischetti, IBM J. Res. & Dev. **50**, 339-361A (2006).
- 2. S. K. Banerjee, L. F. Register, E. Tutuc, D. Reddy, and A. H. MacDonald, IEEE Electron Device Letters **30**, 158-160 (2009).
- 3. C.-Y. Sung and J. U. Lee, IEEE Spectrum (February 2012).
- 4. C. Berger, Z. Song, T. Li, X. Li, A. Y. Ogbazghi, R. Feng, Z. Dai, A. N. Marchenkov, E. H. Conrad, P. N. First, and W. A. de Heer, The Journal of Physical Chemistry B **108**, 19912-19916 (2004).
- 5. X. S. Li, W. W. Cai, J. H. An, S. Kim, J. Nah, D. X. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, Science **324**, 1312-1314 (2009).
- S. Bae, H. Kim, Y. Lee, X. F. Xu, J. S. Park, Y. Zheng, J. Balakrishnan, T. Lei, H. R. Kim, Y. I. Song, Y. J. Kim, K. S. Kim, B. Ozyilmaz, J. H. Ahn, B. H. Hong, and S. Iijima, Nature Nanotechnology 5, 574-578.
- 7. F. N. Xia, V. Perebeinos, Y. M. Lin, Y. Q. Wu, and P. Avouris, Nature Nanotechnology 6, 179-184 (2011).
- 8. B. Fallahazad, K. Lee, G. Lian, S. Kim, C. M. Corbet, D. A. Ferrer, L. Colombo, and E. Tutuc, Applied Physics Letters **100**, 093112 (2012).